Skip to main content

Current Publication

Clock Gate Insertion with a Yosys-based Netlist Modification Tool

Manuel Jirsak1. Adrian Pitterling1. Jonas Lienke1. Georg Gläser1.

FPGA Ignite Summer School, 5. - 9. August 2024, Heidelberg, Germany

1IMMS Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH, Ehrenbergstraße 27, 98693 Ilmenau, Germany.

Related content

Project

DI-Meta-X

In the Meta-X project, innovative tools for IC design are being created.


Back